Because that's not a RISC-V standard but a custom extension implemented by one chip.